![dl-威盛asic&logic的试题]( "dl-威盛asic&logic的试题")
- ===============asic===============1。一个四级的Mux,其中第二级信号为关键信号如何改善timing2.一个状态机的题目用verilog实现不过这个状态机话的实在比较差很容易误解的3.卡诺图写出逻辑表达使...4.用逻辑们画出D触发器5.给出某个一般时序电路的图，有Tsetup,Tdelay,Tc...
- 19365
![dl-威盛software的试题]( "dl-威盛software的试题")
- 威盛software的试题1.writedownthe7typesofexceptionandvectoraddressofARM.2.Brieflydescribethesignals(TRST#,TCK,TMS,TDI,TDO)ofJTAG.istheinstructionforswitchingtheARMprocessortoexcuteThumbinstructions?4.describex86PC'sarchitectureinadiagramcpu，corechipse...
- 22174
简历谷
